Am79484


Subscriber Line Interface Circuit



DISTINCTIVE CHARACTERISTICS

- Ideal for long-loop applications
- Low standby power (45 mW)
- -40 V to -58 V battery operation
- **■** On-hook transmission
- Tip Open state for ground-start lines
- Two-wire impedance set by single external impedance
- Programmable constant-current feed
- Programmable loop-detect threshold
- Current gain = 200
- Polarity reversal option available
- On-chip Thermal Management (TMG) feature
- On-chip ring and test relay driver and relay snubber circuits

BLOCK DIAGRAM






ORDERING INFORMATION

Standard Products

Legerity standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations						
	-1					
A 70 40 4	-2	10				
Am79484	-3	JC				
	-4					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Legerity sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on Legerity's standard military grade products.


Note:

* Functionality of the device from 0° C to $+70^{\circ}$ C is guaranteed by production testing. Performance from -40° C to $+85^{\circ}$ C is guaranteed by characterization and periodic sampling of production units.



CONNECTION DIAGRAM

Top View



Notes:

- 1. Pin 1 is marked for orientation.
- 2. NC = No Connect
- 3. RSVD = Reserved. Do not connect to this pin.



PIN DESCRIPTIONS

Pin Names	Туре	Description
AGND/DGND	Ground	Analog and digital ground are connected internally to a single pin.
A(TIP)	Output	Output of A(TIP) power amplifier.
BGND	Ground	Battery (power) ground.
B(RING)	Output	Output of B(RING) power amplifier.
C4-C1	Input	Decoder. SLIC control pins. TTL compatible. C4 is MSB and C1 is LSB.
CAS	Capacitor	Anti-saturation. Pin for capacitor to filter reference voltage when operating in anti-saturation region.
DA	Input	Ring-trip negative. Negative input to ring-trip comparator.
DB	Input	Ring-trip positive. Positive input to ring-trip comparator.
DET	Output	Switchhook detector. Logic Low indicates that the selected detector is tripped. C3–C1 and E0 select the detector. Open-collector with a built-in 15 k Ω pull-up resistor.
E0	Input	Detect enable. A logic High enables DET. A logic Low disables DET.
E1	Input	Ground-key enable. E1 Low connects the ground-key or ring-trip detector to DET. E1 High connects the off-hook detector or ring-trip detector to DET.
HPA	Capacitor	High-pass filter. A(TIP) side of high-pass filter capacitor.
HPB	Capacitor	High-pass filter. B(RING) side of high-pass filter capacitor.
NC	_	No connect. Pin not internally connected.
RD	Resistor	Detect resistor. Threshold modification/filter point for the off-hook detector.
RDC	Resistor	DC feed resistor. Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). VRDC is negative for normal polarity and positive for reverse polarity.
RINGOUT	Output	Ring relay driver. Open collector Darlington pull down.
RSN	Input	Receive Summing Node. The metallic current (both AC and DC) between A(TIP) and B(RING) is 200 times the current flowing into this pin. The networks that program receive gain, two-wire impedance, and feed resistance connect to this node.
RSVD	_	This pin is reserved only for test purposes. Leave unconnected.
TESTOUT	Output	Test relay driver. Open collector Darlington pull down.
TMG	_	Thermal management. External resistor connects between this pin and VBAT to off-load power dissipation from SLIC. Functions during Normal Polarity and Reverse Polarity states.
VBAT	Battery	Battery supply. Connected through an external protection diode.
VCC	Power	+5 V power supply.
VEE	Power	–5 V power supply.
VTX	Output	Transmit Audio. This output is a unity gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network.



ABSOLUTE MAXIMUM RATINGS

Storage temperature55°C to +150°C
V_{CC} with respect to AGND/DGND $-0.4~V$ to +7 V
$V_{\mbox{\footnotesize EE}}$ with respect to AGND/DGND +0.4 V to -7 V
V _{BAT} with respect to AGND/DGND:
Continuous +0.4 V to -70 V
10 ms +0.4 V to −75 V
BGND with respect to AGND/DGND +3 V to -3 V
A(TIP) or B(RING) to BGND:
Continuous
10 ms (f = 0.1 Hz)
250 ns (f = 0.1 Hz)
Current from A(TIP) or B(RING) ±150 mA
RINGOUT/TESTOUT current
RINGOUT/TESTOUT voltage BGND to +7 V
RINGOUT/TESTOUT transient BGND to +10 V
DA and DB inputs
Voltage on ring-trip inputs V _{BAT} to 0 V Current into ring-trip inputs ±10 mA
C4-C1, E0, E1
Input voltage0.4 V to V _{CC} + 0.4 V
Maximum power dissipation, continuous,
$T_A = 70$ °C, No heat sink (See note):
In 32-pin PLCC package 1.7 W
Thermal Data: $$ θ_{JA}
In 32-pin PLCC package

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never see this temperature, and operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may effect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient temperature $\dots 0^{\circ}$ C to $+70^{\circ}$ C*
$V_{CC} \dots \qquad 4.75 \ V$ to 5.25 V
V _{EE}
V_{BAT}
AGND/DGND 0 V
BGND with respect to
AGND/DGND –100 mV to +100 mV
Load resistance on VTX to ground 10 $k\Omega$ min

The operating ranges define those limits between which the functionality of the device is guaranteed.

^{*} Functionality of the device from 0° C to $+70^{\circ}$ C is guaranteed by production testing. Performance from -40° C to $+85^{\circ}$ C is guaranteed by characterization and periodic sampling of production units. Steady state operation at $T_A = 70^{\circ}$ C is guaranteed by testing at 90° C and guard banding.



ELECTRICAL CHARACTERISTICS

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Transmission Performance						
2-wire return loss	200 Hz to 3.4 kHz	26			dB	1, 4, 7
Analog output (V _{TX}) impedance			3	20	Ω	4
Analog (V _{TX}) output offset voltage	0°C to +70°C -40°C to +85°C	-40 -50		+40 +50	mV	- 4
Overload level, 2 wire and 4 wire	Active state	2.5			Vpk	2a
Overload level	On hook, $R_{LAC} = 900 \Omega$	1.18			Vrms	2b
THD, Total Harmonic Distortion	0 dBm 0 dBm, R _{LDC} = 2030 Ω, BAT = -42.5 V +7 dBm		-64 -45 -55	-50 -40	dB	5 — 5
THD, on hook	+1 dBm, R_{LAC} = 900 Ω			-36		5
Longitudinal Capability (See Test	t Circuit C)					
Longitudinal to metallic L-T, L-4	200 Hz to 1 kHz -1, -3*	52	70			
	200 Hz to 1 kHz	63				
	200 Hz to 1 kHz —2* Reverse polarity	58				
	200 Hz to 1 kHz	58				4
	1 kHz to 3.4 kHz	52				
	1 kHz to 3.4 kHz	58				
	1 kHz to 3.4 kHz -40°C to +85°C	54				4
Longitudinal signal generation 4-L	200 Hz to 800 Hz Normal polarity	40			dB	
Longitudinal current per pin	Active state Standby state	8.5 8.5	27 27		mArms	
Longitudinal impedance at A or B	0 Hz to 100 Hz		25	35	Ω/pin	
Idle Channel Noise						
C-message weighted noise	+25°C to +85°C -40°C to +25°C		+7	+10 +12	dBrnC	_ 4
Psophometric weighted noise	+25°C to +85°C -40°C to +25°C		-83	-80 -78	dBmp	
Insertion Loss (2- to 4-Wire and 4	I- to 2-Wire, See Test Circuits A and B)					
Gain accuracy	0 dBm, 1 kHz 0°C to +70°C 0 dBm, 1 kHz -40°C to +85°C On hook, OHT state	-0.15 -0.20 -0.35		+0.15 +0.20 +0.35		4 4
Gain accuracy over frequency relative to 1 kHz	300 Hz to 3.4 kHz 0°C to +70°C 300 Hz to 3.4 kHz -40°C to +85°C	-0.10 -0.15		+0.10 +0.15	dB	5 4
Gain tracking relative to 0 dBm	+3 dBm to –55 dBm 0°C to +70°C +3 dBm to –55 dBm -40 °C to +85°C +3 dBm, BAT = -42.5 V, R_{LDC} = 2030 Ω On hook	-0.10 -0.15 -0.30 -0.35		+0.10 +0.15 +0.30 +0.35		

Note:

^{*} Performance Grade



ELECTRICAL SPECIFICATIONS (continued)

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Balance Return Signal (4-Wire to	4-Wire)			•		
Gain accuracy	Ref: 0 dBm, 1 kHz 0°C to +70°C Ref: 0 dBm, 1 kHz -40°C to +85°C	-0.15 -0.20		+0.15 +0.20		3 4
Gain accuracy over frequency	300 Hz to 3400 Hz 0°C to +70°C 300 Hz to 3400 Hz -40°C to +85°C	-0.10 -0.15		+0.10 +0.15	dB	3 4
Gain tracking relative to 0 dBm	+3 dBm to -55 dBm			+0.10 +0.15		
Group delay	0 dBm, 1 kHz		4		μs	4, 7
Line Characteristics						
Voltage on TMG pin	oltage on TMG pin Constant-current region		V_{TMG}			8
I _L , short loops, Active or OHT state		20	22	24		
I _L , long loops, Active state	R_{LDC} = 2030 Ω, BAT = -42.5 V, T_{A} = 25°C	18	18.6			
I _L , accuracy, Standby state	$I_{L} = \frac{ V_{BAT} - 3 V}{R_{L} + 400}$ $T_{A} = 25^{\circ}C$	0.8I _L	lμ	1.2l _L	mA	
	Constant-current region	16	22	39		
I _L , loop current, Tip Open state	$R_L = 0 \ \Omega$, $V_A = 0 \ \Omega$ to $V_A = V_{BAT}$ B to ground $V_{BAT} = -56.5 \ V$, $R = 2.2 \ k\Omega$, B to gnd		0 23 22	100 45 24.5	μA mA mA	
I _L , loop current, Open Circuit state	$R_L = 0 \Omega$			100	μΑ	
I _L LIM	Active, A and B to gnd		95	120	mA	
V _A , Active, ground-start signaling	A to $-48 \text{ V} = 7 \text{ k}\Omega$, B to gnd = 100Ω	-7.5	- 5		V	4
V _{AB} , Open Circuit voltage	BAT = -52 V	-42.75	-45.7		V	
A lead impedance, Tip Open state	$V_A = 0 V \text{ to } V_A = V_{BAT}$	150 k	10 M		Ω	4
Power Supply Rejection Ratio (V	RIPPLE = 100 mVrms), Active Normal State					
V _{CC}	50 Hz to 3400 Hz 500 Hz to 3000 Hz	30 35	40			
V _{EE}	50 Hz to 3400 Hz 500 Hz to 3000 Hz	28 30	35		dB	5
V_{BAT}	50 Hz to 3400 Hz 500 Hz to 3000 Hz	28 45	50			_
Effective internal resistance	CAS pin to gnd	85	170	255	kΩ	
Control lead feed through	50 Hz to 3400 Hz on C1, C2, or C3	35	50		dB	4



ELECTRICAL SPECIFICATIONS (continued)


V _{IL} , input Low voltage		25 45 180 195 860 1000 450 1.7 7.0 3.0 6.3 0.7 2.0 0.77 2.1 0.18 1.9 0.45 4.2	70 85 270 300 1100 1300 800 2.5 8.5 3.5 8.5 2.0 5.0 1.0 4.7 1.5 5.7	mW	4
On hook, Standby state On hook, OHT state On hook, Active state $R_{TMG} = \text{open} \\ R_{TMG} = 2500 \Omega$ Off hook, Standby state Off hook, OHT state $R_L = 300 \Omega, R_{TMG} = \text{open}$ $R_L = 300 \Omega, R_{TMG} = \text{open}$ Off hook, Active state $R_L = 300 \Omega, R_{TMG} = 2500 \Omega$ Supply Currents, Battery = -58V ICC, On-hook V_{CC} supply current Open Circuit state OHT state Standby state Active state, BAT = -48V IEE, On-hook V_{EE} supply current Open Circuit state OHT state Standby state Active state, BAT = -48V IBAT, On-hook V_{BAT} supply current Open Circuit state OHT state Standby state Active state, BAT = -48V IBAT, On-hook V_{BAT} supply current Open Circuit state OHT state Standby state Active state, BAT = -48V RFI Rejection RFI rejection 100 kHz to 30 MHz, (See Figure E) Receive Summing Node (RSN) RSN DC voltage V_{IL} , input High voltage V_{IL} , input High voltage		45 180 180 195 860 1000 450 1.7 7.0 3.0 6.3 0.7 2.0 0.77 2.1 0.18 1.9 0.45	85 270 270 300 1100 1300 800 2.5 8.5 3.5 8.5 2.0 3.5 2.0 5.0 1.0 4.7 1.5		4
On hook, OHT state On hook, Active state $R_{TMG} = open \\ R_{TMG} = 2500 \Omega$ Off hook, Standby state Off hook, OHT state $R_L = 300 \Omega, R_{TMG} = open$ Off hook, Active state $R_L = 300 \Omega, R_{TMG} = open$ Off hook, Active state $R_L = 300 \Omega, R_{TMG} = 2500 \Omega$ Supply Currents, Battery = $-58 V$ ICC, On-hook V_{CC} supply current Open Circuit state OHT state Standby state Active state, BAT = $-48 V$ Open Circuit state OHT state OHT state OHT state Standby state Active state, BAT = $-48 V$ IBAT, On-hook V_{BAT} supply current Open Circuit state OHT state Standby state Active state, BAT = $-48 V$ RFI Rejection RFI rejection 100 kHz to 30 MHz, (See Figure E) Receive Summing Node (RSN) RSN DC voltage $I_{RSN} = 0 \text{mA}$ Logic Inputs (C4–C1, E0, E1) V_{IH} , input High voltage		180 180 195 860 1000 450 1.7 7.0 3.0 6.3 0.7 2.0 0.77 2.1 0.18 1.9 0.45	270 270 300 1100 1300 800 2.5 8.5 3.5 8.5 2.0 3.5 2.0 5.0 1.0 4.7 1.5		4
On hook, Active state $ \begin{array}{c} R_{TMG} = \text{open} \\ R_{TMG} = 2500 \ \Omega \end{array} $ Off hook, Standby state $ \begin{array}{c} R_{L} = 300 \ \Omega, \ R_{TMG} = \text{open} \\ R_{L} = 300 \ \Omega, \ R_{TMG} = \text{open} \\ R_{L} = 300 \ \Omega, \ R_{TMG} = \text{open} \\ R_{L} = 300 \ \Omega, \ R_{TMG} = 2500 \ \Omega \\ \end{array} $ $ \begin{array}{c} \text{Open Circuit state} \\ \text{OHT state} \\ \text{Standby state} \\ \text{Active state, BAT} = -48 \ V \\ \\ \text{IEE, On-hook V}_{CC} \text{ supply current} \\ \text{Open Circuit state} \\ \text{OHT state} \\ \text{Standby state} \\ \text{Active state, BAT} = -48 \ V \\ \\ \text{IBAT, On-hook V}_{BAT} \text{ supply current} \\ \text{Open Circuit state} \\ \text{OHT state} \\ \text{Standby state} \\ \text{Active state, BAT} = -48 \ V \\ \\ \text{IBAT, On-hook V}_{BAT} \text{ supply current} \\ \text{Open Circuit state} \\ \text{OHT state} \\ \text{Standby state} \\ \text{Active state, BAT} = -48 \ V \\ \\ \text{RFI Rejection} \\ \text{RFI rejection} \\ \text{RFI rejection} \\ \text{100 kHz to 30 MHz, (See Figure E)} \\ \\ \text{Receive Summing Node (RSN)} \\ \\ \text{RSN DC voltage} \\ \text{I}_{RSN} = 0 \ \text{mA} \\ \\ \text{Logic Inputs (C4-C1, E0, E1)} \\ \\ \text{V}_{IH}, \text{ input High voltage} \\ \\ \text{V}_{IL}, \text{ input Low voltage} \\ \\ \text{Input Low voltage} \\ \\ \\ \text{Input Low voltage} \\ \\ \\ \text{Input Low voltage} $		180 195 860 1000 450 1.7 7.0 3.0 6.3 0.7 2.0 0.77 2.1 0.18 1.9 0.45	270 300 1100 1300 800 2.5 8.5 3.5 8.5 2.0 3.5 2.0 5.0 1.0 4.7 1.5		4
$R_{TMG} = 2500 \ \Omega$ Off hook, Standby state Off hook, OHT state $R_L = 300 \ \Omega, \ R_{TMG} = open$ Off hook, Active state $R_L = 300 \ \Omega, \ R_{TMG} = 2500 \ \Omega$ Supply Currents, Battery = $-58 \ V$ $ICC, On-hook \ V_{CC} \ supply current$ $IEE, On-hook \ V_{EE} \ supply current$ $IEE, On-hook \ V_{EE} \ supply current$ $Open \ Circuit \ state \ OHT \ state \ Standby \ state \ Active \ state, \ BAT = -48 \ V Open \ Circuit \ state \ OHT \ state \ Standby \ state \ Active \ state, \ BAT = -48 \ V IBAT, On-hook \ V_{BAT} \ supply \ current Open \ Circuit \ state \ OHT \ state \ Standby \ state \ Active \ state, \ BAT = -48 \ V OPT \ state \ Standby \ state \ Active \ state, \ BAT = -48 \ V OPT \ state \ Standby \ state \ Active \ state, \ BAT = -48 \ V OPT \ state \ Standby \ state \ Active \ state, \ BAT = -48 \ V OPT \ state \ Standby \ state \ Active \ state, \ BAT = -48 \ V OPT \ state \ Standby \ state \ Active \ state, \ BAT = -48 \ V OPT \ state \ Standby \ state \ Active \ state, \ BAT = -48 \ V OPT \ state \ Standby \ state \ Active \ state, \ BAT = -48 \ V OPT \ state \ Standby \ state \ Active \ state, \ BAT = -48 \ V OPT \ state \ Standby \ state \ Active \ state, \ BAT = -48 \ V OPT \ state \ Standby \ state \ Standby \ state \ Active \ state, \ BAT = -48 \ V OPT \ state \ Standby \ State \$		195 860 1000 450 1.7 7.0 3.0 6.3 0.7 2.0 0.77 2.1 0.18 1.9 0.45	300 1100 1300 800 2.5 8.5 3.5 8.5 2.0 3.5 2.0 5.0 1.0 4.7 1.5		4
Off hook, OHT state $R_L = 300 \ \Omega$, $R_{TMG} = open$ Off hook, Active state $R_L = 300 \ \Omega$, $R_{TMG} = 2500 \ \Omega$ Supply Currents, Battery = $-58 \ V$ ICC, On-hook V_{CC} supply current C_{CC} Open Circuit state OHT state Standby state Active state, BAT = $-48 \ V$ IEE, On-hook V_{EE} supply current C_{CC} Open Circuit state OHT state Standby state Active state, BAT = $-48 \ V$ IBAT, On-hook C_{CC} Supply current C_{CC} Open Circuit state OHT state Standby state Active state, BAT = $-48 \ V$ IBAT, On-hook C_{CC} Supply current C_{CC} Open Circuit state OHT state Standby state Active state, BAT = $-48 \ V$ RFI Rejection RFI rejection C_{CC} 100 kHz to 30 MHz, (See Figure E) $C_$		1000 450 1.7 7.0 3.0 6.3 0.7 2.0 0.77 2.1 0.18 1.9 0.45	1300 800 2.5 8.5 3.5 8.5 2.0 3.5 2.0 5.0 1.0 4.7 1.5	mA	
Off hook, Active state $R_L = 300 \ \Omega, R_{TMG} = 2500 \ \Omega$ Supply Currents, Battery = $-58 \ V$ ICC, On-hook V_{CC} supply current $C_{CC} = C_{CC} = C_$		1.7 7.0 3.0 6.3 0.7 2.0 0.77 2.1 0.18 1.9 0.45	2.5 8.5 3.5 8.5 2.0 3.5 2.0 5.0	mA	
Supply Currents, Battery = -58 V ICC, On-hook V _{CC} supply current IEE, On-hook V _{EE} supply current Open Circuit state OHT state Standby state Active state, BAT = -48 V IEE, On-hook V _{EE} supply current Open Circuit state OHT state Standby state Active state, BAT = -48 V IBAT, On-hook V _{BAT} supply current Open Circuit state OHT state Standby state Active state, BAT = -48 V IBAT, On-hook V _{BAT} supply current Open Circuit state OHT state Standby state Active state, BAT = -48 V IBAT, On-hook V _{BAT} supply current Open Circuit state OHT state Standby state Active state, BAT = -48 V IBAT, On-hook V _{BAT} supply current Open Circuit state OHT state Standby state Active state, BAT = -48 V IBAT, On-hook V _{BAT} supply current Open Circuit state OHT state Standby state Active state, BAT = -48 V IBAT, OPEN CIRCUIT STAND ST		1.7 7.0 3.0 6.3 0.7 2.0 0.77 2.1 0.18 1.9 0.45	2.5 8.5 3.5 8.5 2.0 3.5 2.0 5.0 1.0 4.7 1.5	mA	
		7.0 3.0 6.3 0.7 2.0 0.77 2.1 0.18 1.9 0.45	8.5 3.5 8.5 2.0 3.5 2.0 5.0 1.0 4.7 1.5	mA	
On-hook V _{CC} supply current OHT state Standby state Active state, BAT = -48 V IEE, On-hook V _{EE} supply current OPEN State Standby state OHT state Standby state Active state, BAT = -48 V IBAT, On-hook V _{BAT} supply current OPEN Circuit state OHT state Standby state Active state, BAT = -48 V RFI Rejection RFI rejection 100 kHz to 30 MHz, (See Figure E) Receive Summing Node (RSN) RSN DC voltage IRSN = 0 mA Logic Inputs (C4-C1, E0, E1) V _{IH} , input High voltage V _{IL} , input Low voltage		7.0 3.0 6.3 0.7 2.0 0.77 2.1 0.18 1.9 0.45	8.5 3.5 8.5 2.0 3.5 2.0 5.0 1.0 4.7 1.5	mA	
On-hook V _{EE} supply current OHT state Standby state Active state, BAT = -48 V IBAT, On-hook V _{BAT} supply current OHT state Standby state OHT state OHT state OHT state Standby state Active state, BAT = -48 V RFI Rejection RFI rejection 100 kHz to 30 MHz, (See Figure E) Receive Summing Node (RSN) RSN DC voltage I _{RSN} = 0 mA Logic Inputs (C4-C1, E0, E1) V _{IH} , input High voltage V _{IL} , input Low voltage		2.0 0.77 2.1 0.18 1.9 0.45	3.5 2.0 5.0 1.0 4.7 1.5	mA	
On-hook V_{BAT} supply current OHT state Standby state Active state, BAT = -48 V RFI Rejection RFI rejection 100 kHz to 30 MHz, (See Figure E) Receive Summing Node (RSN) RSN DC voltage $I_{RSN} = 0 \text{ mA}$ Logic Inputs (C4–C1, E0, E1) V_{IH} , input High voltage V_{IL} , input Low voltage		1.9 0.45	4.7 1.5		
RFI rejection 100 kHz to 30 MHz, (See Figure E) Receive Summing Node (RSN) RSN DC voltage I _{RSN} = 0 mA Logic Inputs (C4–C1, E0, E1) V _{IH} , input High voltage V _{IL} , input Low voltage				1	
Receive Summing Node (RSN) RSN DC voltage I _{RSN} = 0 mA Logic Inputs (C4–C1, E0, E1) V _{IH} , input High voltage V _{IL} , input Low voltage			•		
RSN DC voltage I _{RSN} = 0 mA Logic Inputs (C4–C1, E0, E1) V _{IH} , input High voltage V _{IL} , input Low voltage			1.0	mVrms	4
Logic Inputs (C4–C1, E0, E1) V _{IH} , input High voltage V _{IL} , input Low voltage	L			I	
V _{IH} , input High voltage V _{IL} , input Low voltage		0		V	4
V _{IL} , input Low voltage				1	
	2.0			.,	
 			0.8	- V	
I _{IH} , input High current	-75		40	_	
I _{IL} , input Low current C4–C1, E0, E1 -	-400			μA	
Logic Output (DET)				1	
V_{OL} , output Low voltage lout = 0.3 mA, 15 k Ω to V_{CC}			0.40		
V_{OH} , output High voltage lout = -0.1 mA, 15 kΩ to V_{CC}	2.4			V	
Ring-trip Detector Input (DA, DB)					
Bias current	-20	– 5		nA	4
Offset voltage Source resistance = 2 M Ω			 		6
Offset voltage Source resistance mismatch = $3 \text{ M}\Omega$	-50	0	+50	mV	



ELECTRICAL SPECIFICATIONS (continued)

Description	Test Conditi	ons (See Note 1)	Min	Тур	Max	Unit	Note	
Relay Driver Output (RINGOUT)								
On voltage	I _{OL} = 41 mA			+0.35	+1.00	V		
Off leakage	V _{OH} = +5 V				100	μΑ		
Zener breakover	I _Z = 100 μA		6	7.2		V		
Zener ON voltage	I _Z = 30 mA			10		V		
Test Driver Output (TESTOUT)								
On voltage	I _{OL} = 81.5 mA			+0.8	+1.50	V		
Off leakage	V _{OH} = +5 V				100	μΑ		
Zener breakover	I _Z = 100 μA		6	7.2		V		
Zener ON voltage	I _Z = 80 mA			14		V		
Detector Thresholds								
I _T , loop-detect threshold tolerance	$R_D = 35.4 \text{ k}\Omega,$	Active Standby	330/R _D 330/R _D	375/R _D 375/R _D	420/R _D 420/R _D	А		
I _T , ground-key detect threshold	Tip Open, B lead or	Tip Open, B lead only, E1 = 0		10	14	mA		


RELAY DRIVER SCHEMATICS





Notes

1. Unless otherwise noted, test conditions are BAT = -48 V, V_{CC} = +5 V, V_{EE} = -5 V, R_L = 600 Ω , R_{DC1} = R_{DC2} = 11.36 k Ω , R_D = 35.4 k Ω , R_{TMG} = 2.5 k Ω , no fuse resistors, C_{HP} = 0.2 μ F, C_{DC} = 0.1 μ F, C_{CAS} = 0.1 μ F, two-wire AC input impedance is a 900 Ω resistance synthesized by the programming network shown below.



- 2. a. Overload level is defined when THD = 1%.
 - b. Overload level is defined when THD = 1.5%.
- Balance return signal is the signal generated at V_{TX} by V_{RX}. This specification assumes that the two-wire AC load impedance matches the programmed impedance.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- 6. Tested with 0 Ω source impedance. 2 M Ω is specified for system design only.
- 7. Group delay can be greatly reduced by using a ZT network such as that shown in Note 1 above. The network reduces the group delay to less than 2 μs and increases 2WRL. The effect of group delay on linecard performance may also be compensated by synthesizing complex impedance with the QSLAC™ or DSLAC™ device.
- 8. The voltage on the TMG pin (V_{TMG}) is related to the voltage across the line (V_{AB}) when the device is in the constant-current region. The relationship between V_{AB} and V_{TMG} voltage is described by the following equation: $V_{TMG} = -0.966|V_{AB}| 6.23$

					DET Output		
State	СЗ	C2	C1	Two-Wire Status	E1 = 1	E1 = 0	
0	0	0	0	Open Circuit	Ring trip	Ring trip	
1	0	0	1	Ringing	Ring trip	Ring trip	
2	0	1	0	Active	Loop detector	Ground key	
3	0	1	1	On-hook TX (OHT)	Loop detector	Ground key	
4	1	0	0	Tip Open	Loop detector	Ground key	
5	1	0	1	Standby	Loop detector	Ground key	
6	1	1	0	Active Polarity Reversal	Loop detector	Ground key	
7	1	1	1	OHT Polarity Reversal	Loop detector	Ground key	

Table 1. SLIC Decoding

Notes:


- 1. C4 logic high enables the TESTOUT relay driver.
- 2. E0 logic high enables the DET pin.

Table 2. User-Programmable Components

$Z_{\rm T} = 200(Z_{\rm 2WIN} - 2R_{\rm F})$	Z_T is connected between the VTX and RSN pins. The fuse resistors are $R_{\rm F}$ and $Z_{\rm 2WIN}$ is the desired 2-wire AC input impedance. When computing Z_T , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account.
$Z_{RX} = \frac{Z_{L}}{G_{42L}} \bullet \frac{200 \bullet Z_{T}}{Z_{T} + 200(Z_{L} + 2R_{F})}$	Z_{RX} is connected from V_{RX} to $R_{SN}.\ Z_T$ is defined above, and G_{42L} is the desired receive gain.
$R_{DC1} + R_{DC2} = \frac{500}{I_{LOOP}}$	$R_{DC1},R_{DC2},$ and C_{DC} form the network connected to the RDC pin. R_{DC1} and R_{DC2} are approximately equal. I_{LOOP} is the desired loop current in the constant-current region.
$C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1}R_{DC2}}$	
$R_{\rm D} = \frac{375}{I_{\rm T}}, C_{\rm D} = \frac{0.5 \text{ ms}}{R_{\rm D}}$	$\rm R_D$ and $\rm C_D$ form the network connected from RD to –5 V, and $\rm I_T$ is the threshold current between on hook and off hook.
$C_{CAS} = \frac{1}{3.4 \cdot 10^5 \pi f_c}$	$\ensuremath{\text{C}_{\text{CAS}}}$ is the regulator filter capacitor, and $\ensuremath{\text{f}_{\text{c}}}$ is the desired filter cut-off frequency.
$I_{OHT} = \frac{500}{R_{DC1} + R_{DC2}}$	OHT loop current (constant-current region).
Thermal Management Equations (Normal Active and Tip C	pen States)
$R_{TMG} \ge \frac{\left V_{BAT}\right - 6 V}{I_{LOOP}}$	$\rm R_{TMG}$ is connected from $\rm T_{MG}$ to $\rm V_{BAT}$ and is used to limit power dissipation within the SLIC in Active and Tip Open states only.
$P_{RTMG} = \frac{(V_{BAT} - 6 V - (I_L \bullet R_L))^2}{R_{TMG}}$	Power is dissipated in the thermal management resistor, ${\rm R}_{\rm TMG},$ during Active and Tip Open states.
$P_{SLIC} = V_{BAT} \bullet I_L - P_{RTMG} - R_L(I_L)^2 + 0.12 \text{ W}$	Power is dissipated in the SLIC while in Active and Tip Open states.



DC FEED CHARACTERISTICS




$$R_{DC} = R_{DC1} + R_{DC2} = 22.72 \text{ k}\Omega$$
$$BAT = -48 \text{ V}$$

1.
$$V_{AB} = I_L R_L' = \frac{500}{R_{DC}} R_L'$$
, where $R_L' = R_L + 2R_F$

2.
$$V_{AB} = 0.925 \bullet |V_{BAT}| + 0.9 - I_L \frac{R_{DC}}{120}$$

3.
$$V_{AB} = 0.925 \bullet |V_{BAT}| - 1.83 - I_L \frac{R_{DC}}{120}$$

a. Load Line (typical)




Feed current programmed by R_{DC1} and R_{DC2}

b. Feed Programming

Figure 1. DC Feed Characteristics


12

TEST CIRCUITS




 $I_{L2-4} = 20 \log (V_{TX} / V_{AB})$

A. Two- to Four-Wire Insertion Loss




B. Four- to Two-Wire Insertion Loss and Balance Return Signal



C. Longitudinal Balance




TEST CIRCUITS (continued)



Return loss = $-20 \log (2 V_M / V_S)$

D. Two-Wire Return Loss Test Circuit




E. RFI Test Circuit

14 Am79484 Data Sheet



TEST CIRCUITS (continued)




F. Am79484 Test Circuit



PHYSICAL DIMENSIONS

PL032



REVISION SUMMARY

Revision A to B

- Within the Electrical Specifications, under the Supply Currents, changed the values for the ICC, On hook VCC Supply Current.
- Minor changes were made to the data sheet style and format to conform to Legerity standards.

Revision B to C

- The equation in note #8 on page 10 was modified.
- The physical dimensions were added on page 16.

Am79484 Data Sheet

Notes:

www.legerity.com

Legerity provides silicon solutions to cost of our customers' products. Be software and hardware support too ensures its customers enjoy a smooth Legerity in a class by itself.	y combining process, is with unparalleled fac	design, systems archit tory and worldwide field	ecture, and a complete set of I applications support, Legerity

The contents of this document are provided in connection with Legerity, Inc. products. Legerity makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in Legerity's Standard Terms and Conditions of Sale, Legerity assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.
Legerity's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of Legerity's product could create a situation where personal injury, death, or severe property or environmental damage may occur. Legerity reserves the right to discontinue or make changes to its products at any time without notice.
© 1999 Legerity, Inc. All rights reserved.

Trademarks

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.



P.O. Box 18200 Austin, Texas 78760-8200

Telephone: (512) 228-5400

Fax: (512) 228-5510

North America Toll Free: (800) 432-4009

To contact the Legerity Sales Office nearest you, or to download or order product literature, visit our website at www.legerity.com.

To order literature in North America, call: (800) 572-4859

or email:

americalit@legerity.com

To order literature in Europe or Asia, call: 44-0-1179-341607

or email:

Europe — eurolit@legerity.com Asia — asialit@legerity.com